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Abstract 
In this work, we implement a new rewiring based flow for FPGA performance improvement in post layout design stage. 
The rewiring engine is based on SPFD techniques, which is demonstrated to be suitable to work on LUT-based FPGA 
circuit. The rewiring engine is coupled with the routing stage of VPR, which is currently the most powerful academic 
CAD tool for FPGA design. While comparing with the already high quality timing results provided by VPR, our new flow 
can further reduce the delay of the critical path by 11.72% averagely without affecting the original placement or 
increasing the circuit area. We also compared the results of SPFD-based rewiring with ATPG-based rewiring, which is 
another most commonly used rewiring technique for FPGA delay optimization. Experiments demonstrate that on LUT-
based FPGAs, the SPFD-based is more powerful than the ATPG-based rewiring scheme in finding useful alternative wires 
to replace target wires for delay improvement, under comparable CPU time. 
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1. Introduction 
Timing delay is one of the most important attributions to measure a Field Programmable Gate Arrays 
(FPGAs) design. In traditional flow, timing is optimized and determined in physical design stage (placement 
and routing). In recent years, post-layout optimization has been considered as an important area to further 
optimize the timing of the circuit, by coupling physical and logical optimization methods together.  
Some logic synthesis techniques are proposed to incrementally refine the logic structure of the circuit 
based on the physical information gained in physical design stage. Among them, rewiring is a very powerful 
one. It optimizes the combinational circuit by replacing an existing wire (target wire) with an additional new 
one (alternative wire) without affecting the logic function of the circuit.   The removing and adding process is 
guided by a specific cost function to achieve different optimization objectives. 
ATPG-based rewiring is one of the most commonly used rewiring techniques. It reduces the problem of 
finding target-alternative wire pairs into a problem of seeking undetectable stuck-at fault pairs where the 
ATPG technique is used. In [14], the authors improved path delays of LUT-based FPGA circuits using an 
ATPG-based rewiring engine. It considered wires contained inside critical paths as target wires, and tried to 
replace them one-by-one by some new wires located at less critical paths. Then the new netlist was routed 
again, and the process is iterated until finally some better routing with less critical delay can be found. But 
basically speaking, an ATPG-based rewiring is working on a logic network represented by structural topology 
of simple gates, which may not be the exact reflection of the LUT-based FPGA logics.  
In this paper, instead of using ATPG-based rewiring engine, we implement a new flow that integrates an 
SPFD-based rewiring engine [9][10][11], which is thought to be more flexible while working on LUT-based 
FPGA circuits. We applied the two strategies on a set of benchmarks whose delay is initially optimized by an 
FPGA routing tool, and compared their results. Experiment results show that, the SPFD-based rewiring is 
more powerful for this routing problem and the CPU time is also comparable. 
The remainder of the paper is organized as follows. We give a brief description of the SPFD-based rewiring 
techniques in Section 2, and describe the details of designing the rewiring engine based on the SPFD 
techniques in Section 3. We compare the rewiring ability of the two different rewiring engines in Section 4. In 
Section 5, we explain how we couple our rewiring engine with VPR and our main flow. We present the 
experimental results in Section 6, and conclude the contributions of our work in Section 7. 
2. SPFD-Based Rewiring Techniques 
The SPFD-based rewiring method is originally proposed in [9], and further developed in [10][11]. It is a 
powerful technique for LUT-based FPGA optimization. As the SPFD-based rewiring method can compute 
easily changes to the internal function of a node, it is especially attractive to LUT-based FPGA as a k-input 
LUT can implement any k-variable Boolean functions. 
Given a function pair (f1, f0), f1  0, f0  0 and f1 f0 Ł 0, a function f is said to distinguish (f1, f0) if either one 
of the following two conditions is satisfied: 
                         f1 İ f İf0    or    f0 İ f İf1  
Based on the method presented in [9], we can calculate the function pairs to be distinguished for each LUT 
node in the FPGA circuit. 
The concept of SPFDs, where the role of the logic function of a LUT is thought to “distinguish two 
functions”, can efficiently incorporate the possibility that we can modify the internal logic of each LUT. 
There is no straightforward way to achieve this by ATPG-based methods.   
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3. Design Of The Rewiring Engine  
In this section, we will explain the details of our SPFD-based rewiring engine, and how it further improves 
the performance of the circuit after routing stage.  
As the objective of our scheme is to reduce the delay of the critical path in the FPGA circuit, we basically 
remove the longer wires or replace it with shorter alternative ones, as the delay of a wire is proportional to its 
length. The delay of the critical path could be reduced with high possibility if there are fewer wires with large 
delay on the circuit. 
To achieve our objective, the engine has to response for the following jobs. First it has to locate the target 
wires based on the result of the original routing (wires identified with large delay in routing stage). Then it 
will find alternative wires for each target wire and choosing the best one among the set to improve the critical 
path delay. Finally the netlist has to be updated after every transformation. 
3.1. Choosing Target Wires 
LUT-based FPGA circuit consists of logic blocks, called LUTs, and interconnections among them. In fact, 
several LUTs are packed together to form a Configurable Logic Blocks (CLB). To simplify the question, in 
our work, it’s assumed that each CLB contains only one LUT. So the CLBs are logically equal to LUTs. We 
will only use the concept of LUT in the remainder of the paper. 
Wires in an FPGA circuit can therefore be categorized as internal wires (wires inside the same LUT) or 
external wires (wires connecting different LUTs). The router only route the external wires that forms the 
netlist, while the internal wires are handled by local routing within a LUT. 
Unlike the rewiring algorithm directly operates on wires; The FPGA routing operates on nets instead of 
wires. Netlist describes the interconnection among LUTs. It is formed by a number of nets. External wires 
with the same source node compose a net. Each net has one driving node and several receiving nodes. Before 
applying our rewiring engine, each multi-pin net is broken down into two-pin wires. 
Our SPFD-based rewiring engine only considers external wires as target wires, ignoring internal wires. 
However, the logic functions of some LUTs in CLBs may be changed during the rewiring process. 
The order of the target wires is determined according to the wire delay calculated in the original routing. 
Wires with larger delay get a higher priority to be removed or replaced first. Wires on critical paths also have 
a larger priority.  
3.2. Finding Alternative Wires 
We first temporarily remove the chosen target wire from the circuit. The logic function of the sink node 
and all the nodes in its transitive fanout cone will be changed, and hence do not satisfy the SPFD of the 
corresponding node any more.  
Our rewiring engine first tries to preserve the structure of the circuit without adding any wires. If the logic 
function of the target wire’s sink node, or any of its dominators, can be modified to satisfy the SPFD by 
updating the LUT function(s), no extra wire will be added.  
If the above process fails, the rewiring engine has to identify an alternative wire. But not all the alternative 
wires from the rewiring engine are good to reduce the critical path delay of the circuit. We are going to 
explain a few screening methods that we use. 
Since our objective is to remove the target wire or replace it with wire with smaller delay, the delay of the 
alternative wire must be smaller than the target wire. Unlike the existing wires, as the candidate alternative 
wires are not routed yet, we cannot determine their accurate delay easily but to rely on delay estimation. In 
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our experiments, we discover that the delay of a wire is quite proportional to the Manhattan distance between 
the source and sink LUTs. So we use the Manhattan distance to estimate the delay of all alternate wires: we 
choose the wire with smallest Manhattan distance, and compare with that of the target wire. The alternative 
wire is accepted only if the Manhattan distance is smaller. 
Finally we perform a depth control to avoid the increasing of the depth of the circuit, which is very likely 
to increase the circuit’s delay. Each LUT is recorded with its level based on its topology order in the circuit. 
For each alternative wire, we compare the level value of the source LUT and the sink LUT. If the sink LUT 
holds larger level value, the alternative wire will be discarded, as it may increase the depth of the circuit.  
4. Comparison Between ATPG-Based and SPFD-Based Rewiring 
In this section, we will compare the rewiring ability, which is defined as the number of transformations 
identified to help reduce the final critical path delay, between the ATPG-based rewiring and the SPFD-based 
rewiring.  
SPFD-based rewiring is designed to operate on LUT-based FPGA circuits. Different from ATPG-based 
rewiring that can consider both internal and external wires, SPFD-based rewiring focuses on external wires 
that connecting LUTs. Apparently ATPG-based rewiring has a larger solution space, but in practice, 
especially for path delay reduction, internal wires rarely chosen as target wires, because their delays are 
relatively small and can be routed efficiently using local routing architecture. 
In addition, not every the alternative wire returned by ATPG-based rewiring engine is useful even they 
pass all screenings that we setup. In particular, adding a new wire may require an extra LUT and this 
undesirably perturbs the original placement of the circuit. Fig. 1 describes such an example. If G3 Æ G7 is 
added to replace G1 Æ G5, a new LUT L7 is required to maintain the logic equivalence of the circuit, which 
eventually perturbs the placement. In [14], the authors had paid great attention to avoid the introduction of 
extra LUTs through careful pruning of alternative wires. 
 
Fig. 1 (a) Replacing G1ÆG5 with G3ÆG7;                                              (b) an extra LUT L7 is required 
SPFD-based rewiring, on the other hand, does not need such considerations. Any alternative wire 
suggested by the rewiring engine does not require extra LUTs, and no result filtering is necessitated. 
Moreover, SPFD-based rewiring has a stronger rewiring utility than ATPG-based rewiring on LUT-based 
FPGAs because it can easily change a node’s internal function. In some cases, SPFD-based rewiring can 
successfully find alternative wires for the target wire while ATPG-based rewiring failed.  
Fig. 2 gives such an example. We want to remove wire G1 Æ G3. By ATPG-based rewiring, no alternative 
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wires can be found. But with SPFD-based rewiring, it is possible to remove it. Wire a Æ L2 is added to 
replace L1 Æ L2. LUT L1 is removed too as it has no fanout now. We then adjust the internal logic of LUT 
L2 to maintain the equivalent of the circuit logic. The final result is shown in Fig. 2(b).  
  
Fig. 2 (a) Removing wire G1ÆG3;                                                           (b) result of SPFD-based rewiring 
Why SPFD-based rewiring is more powerful? The reason is that ATPG-based rewiring can only add one 
wire into the circuit at a time, but SPFD-based rewiring can add a new external wire with update to the logic 
function of the LUTs. This utilizes much flexibility of LUTs. 
5. Overall Flow 
We couple the rewiring engine with an FPGA router. Fig. 3 illustrates the new workflow. Firstly, the 
initially placed and routed circuit is provided to determine the location of each LUT, the delay of each wire, 
and the channel width (W). The target wires are identified as those wires whose delay is larger than a user-
defined threshold. Then the rewiring engine is activated to find alternative wires for each target wire. Logic 
transformations are performed on the original netlist according to the rewiring results, and a new netlist is 
formed. Finally, the new netlist is re-routed by the original router with the same channel width W. 
 
Fig. 3 Overall optimization flow 
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6. Experimental Results 
To demonstrate that our algorithm is efficient and effective for FPGA performance improvement, and is 
more powerful than the ATPG-based rewiring, we conduct our experiments on a set of MCNC benchmark 
circuits used in [14]. All benchmark circuits are mapped into 4-input LUTs, and packed only one LUT into 
each CLB. We also compare our results with that described in [14]. 
We implement the SPFD-based Rewiring engine in C programming language, and integrate it with VPR 
(latest stable version 5.0.2), currently the most powerful academic FPGA CAD tool. The experiment is 
conducted in a Linux machine with 3.2G CPU and 1 GB memory.  
VPR [15], which is responsible for placement and routing, shares the physical and timing information with 
our rewiring engine. The timing-driven routing algorithm is chosen. As the authors of [14] did not specify 
parameters used in VPR, for each circuit we choose the parameters that can maximize the delay reduction. 
Table 1 shows the results of our experiments. Column 2 shows the number of nets of each circuit. Columns 
3 and 4 are the number of transformations done by SPFD-based rewiring engine and ATPG-based rewiring 
engine respectively. Columns 5-6 show the critical path delays computed by VPR before and after rewiring 
optimization. Column 7 describes the reduction in the critical path delay by our rewiring approach compared 
to the initial pure routing. Column 8 shows the critical path reduction gained by ATPG-based rewiring 
method. Column 9 is the runtime of our algorithm.  
Experimental results show that, besides theoretical conjecturing, our SPFD-based rewiring can do more 
logic transformations useful for critical path delay optimization in practice too. A significant reduction of 
11.72% averagely on critical path delay compared to VPR’s delay optimized results can be stably achieved by 
the proposed method. 
Table 1 Impact of SPFD-based rewiring techniques on FPGA delay performance 










Red. (%) of 
SPFD-based 
rewiring 
Red. (%) of  
ATPG-based 
rewiring 
5xp1 52 2 2 2.51 1.94 22.71 31.74 0.93 
C1355 147 0 0 3.39 3.39 0 0 15.9 
C1908 193 11 7 7.14 5.37 24.79 - 71.4 
C6288 1517 0 0 16.19 16.19 0 0 427.3 
C880 218 0 6 4.32 4.32 0 3.31 81.3 
alu2 216 28 18 6.70 5.72 14.59 4.15 20.9 
apex6 567 11 0 5.74 4.78 16.72 0 35.8 
comp 74 5 2 3.15 2.74 13.17 19.37 1.32 
duke2 233 8 6 4.38 3.69 15.68 12.57 7.59 
f51m 58 16 1 2.81 2.12 24.19 11.06 1.11 
pcler8 75 0 0 1.97 1.97 0 0 0.90 
term1 130 13 11 2.91 2.53 13.06 12.91 3.89 
ttt2 111 13 7 2.57 2.31 10.14 27.11 2.34 
x3 520 25 6 4.75 4.32 9.06 3.10 35.4 
Avg      11.72 9.47  
7. Conclusion 
In this paper, we implemented an SPFD-based rewiring engine, and integrated it into the most powerful 
academic FPGA CAD tool VPR for the purpose of improving LUT-based FPGA routing without affecting the 
placement. Experiments showed that, comparing with VPR's already high quality timing results, our flow can 
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further reduce 11.72% of delay of critical path without disturbing the original placement or increasing any 
circuit area.  We also compared our SPFD-based rewiring with ATPG-based rewiring, and concluded that 
when applied for the LUT-based FPGA performance optimization, SPFD-based rewiring is more powerful 
than the ATPG-based rewiring in finding alternative wires for our purpose.  
From our experimental results, the SPFD based rewiring scheme, though theoretically seeming more 
suitable for LUT-based logic networks; however, it only brings a further cut of 2% upon ATPG method based 
results. Perhaps we are already quite close to the optimization limit of this problem under rewiring 
transformations. 
In our future work we will further examine if there is any further room for improving this problem, and we 
will apply the SPFD-based rewiring for some other LUT-based FPGA EDA problems. 
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